JPH0122656B2 - - Google Patents

Info

Publication number
JPH0122656B2
JPH0122656B2 JP58161757A JP16175783A JPH0122656B2 JP H0122656 B2 JPH0122656 B2 JP H0122656B2 JP 58161757 A JP58161757 A JP 58161757A JP 16175783 A JP16175783 A JP 16175783A JP H0122656 B2 JPH0122656 B2 JP H0122656B2
Authority
JP
Japan
Prior art keywords
data transfer
input
data
control circuit
disk
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58161757A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6054062A (ja
Inventor
Joji Kikuchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58161757A priority Critical patent/JPS6054062A/ja
Publication of JPS6054062A publication Critical patent/JPS6054062A/ja
Publication of JPH0122656B2 publication Critical patent/JPH0122656B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Retry When Errors Occur (AREA)
JP58161757A 1983-09-02 1983-09-02 入出力デ−タ転送方式 Granted JPS6054062A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58161757A JPS6054062A (ja) 1983-09-02 1983-09-02 入出力デ−タ転送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58161757A JPS6054062A (ja) 1983-09-02 1983-09-02 入出力デ−タ転送方式

Publications (2)

Publication Number Publication Date
JPS6054062A JPS6054062A (ja) 1985-03-28
JPH0122656B2 true JPH0122656B2 (en]) 1989-04-27

Family

ID=15741311

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58161757A Granted JPS6054062A (ja) 1983-09-02 1983-09-02 入出力デ−タ転送方式

Country Status (1)

Country Link
JP (1) JPS6054062A (en])

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2767587B2 (ja) * 1988-02-02 1998-06-18 富士通株式会社 ローカル端末シミュレータ
JPH01204167A (ja) * 1988-02-09 1989-08-16 Fujitsu Ltd ローカル端末シミュレータにおける入出力動作シミュレート方式

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS53123633A (en) * 1977-04-04 1978-10-28 Mitsubishi Electric Corp Information transfer system

Also Published As

Publication number Publication date
JPS6054062A (ja) 1985-03-28

Similar Documents

Publication Publication Date Title
US7240139B2 (en) Disk array control device with two different internal connection systems
US6604171B1 (en) Managing a cache memory
US6591335B1 (en) Fault tolerant dual cache system
EP0869438A2 (en) Heterogeneous computer system, heterogeneous input/output system and data back-up method for the systems
US6961832B2 (en) Method and system for backing up data of data processing devices including fixed length block format data conversion to variable length block format
JP2000187608A (ja) 記憶装置サブシステム
JPH0122656B2 (en])
JPH01140326A (ja) 磁気ディスク装置
JP3250859B2 (ja) ディスクアレイ装置、コンピュータシステム及びデータ記憶装置
JPS58125128A (ja) 計算機システム
JPS6331806B2 (en])
JPS61134859A (ja) メモリのバツクアツプ制御方式
JPS58161058A (ja) メモリ−・サブシステムのためのキヤツシユ・バツフアの制御装置および方法
JP2811678B2 (ja) キャッシュメモリ付データ処理装置
JP2637934B2 (ja) キャッシュ制御装置
JP2732951B2 (ja) データ転送制御方法
JPH10293656A (ja) ディスク記憶システム及び同システムに適用する２重化方法
JP3012402B2 (ja) 情報処理システム
JPH056328A (ja) 共有メモリ装置
JPS6053326B2 (ja) 入出力制御装置のデ−タ２重記録方式
JPH0668738B2 (ja) フアイル制御装置のライトバツク制御方式
JPS5831017B2 (ja) カ−トリッジコピ−方式
JPS6041123A (ja) 磁気デイスク制御装置
JPS58127258A (ja) 外部記憶装置の専有制御方式
JPH05233159A (ja) ２重化補助記憶システム